Abstract -An inductorless LNA with active balun is designed for multi-standard radio applications between 100MHz and 6GHz. It exploits a combination of a common gate stage and a common source stage with replica biasing to maximize balanced operation. The NF is designed to be around 3dB by using the noise canceling technique. Its best performance is achieved between 300MHz to 3.5GHz with gain and phase errors below 0.3dB and ±2degrees, 15dB gain, S11<-14dB, IIP3 = 0dBm and IIP2 higher than +20dBm at a total power consumption of 21mW. The circuit is fabricated in a baseline 65nm CMOS process, with an active area of only 0.01mm 2 . The circuit simultaneously achieves impedance matching, noise canceling and a well balanced output.
I. INTRODUCTION
Upcoming software-defined and multi-standard radio architectures demand wideband LNAs [1] . In contrast to a multi-LNA solution, a wideband LNA is flexible and efficient in terms of area, power and costs. Single-ended input LNAs are preferred to save I/O pins and because antennas and RF filters usually produce single ended signals. On the other hand, differential signaling in the receive chain is preferred in order to reduce second order distortion and to reject power supply and substrate noise. Thus, at some point in the receive chain a balun is needed to convert the single-ended RF signal into a differential signal. Off-chip baluns with low losses are typically narrowband so that several baluns would be required in case of wideband operation. On the other hand, wideband passive baluns typically have high loss, degrading the overall NF of a receiver significantly.
Combining the balun and LNA functionality into a single integrated circuit is an attractive option to realize a wideband low noise receiver front-end. Only a few wideband LNA-balun combinations with sufficient low noise figure for multi-band receivers have been published [1] [2] [3] . These circuits all exploit the noise canceling topology published in [4, Fig. 4b ]. Although these circuits have a single-ended input and differential ouput, the (im)balance of the output signal is not reported. Furthermore, the circuit in [1, Fig. 8a ] inherently has a gain difference between its two paths, leading to an unbalanced output signal. Both paths use an equal load resistor (R L ), however, the transconductance (g m ) differs more than a factor of 2, leading to a gain difference (∆g m ·R L ) of at least 6dB. Next to this, the circuits in [1] [2] [3] all use integrated inductors. As in newer CMOS technologies the area-costs increase, area-consuming integrated inductors become increasingly expensive. Thus, for CMOS processes an inductorless implementation is strongly preferred. This paper presents an inductorless Balun-LNA with a well balanced output signal. The wideband circuit is designed in a baseline 65nm CMOS process with a 1.2V supply voltage, aiming for high linearity. The circuit is described in section II. Section III describes that noise canceling of the input transistor noise and a balanced output signal can be obtained simultaneously, using the Noise Canceling Technique. Section IV gives the measurement results. Finally the conclusions are drawn in Section V. Fig. 1 shows the balun-LNA circuit based on the topology proposed, but not implemented on silicon, in [4] . The circuit inside the dashed box is implemented on silicon. The input signal is amplified via two paths, a non-inverting Common Gate (CG) path and an inverting Common Source (CS) path. The voltage gains of these two paths are designed to be equal, giving the balun function. The outputs of both amplifier paths are buffered by identical source-followers, both having 50Ω output impedance. The source-followers are currently used as measurement buffers; in a complete receiver design they can drive a mixer. To maximize balanced operation, the DC-levels at the gates of the source followers are chosen equal. This is achieved by AC-coupling the output of the CS-stage to its source-follower and generating the DC-level (V Repl ) by a scaled-replica of the CG-stage. The cut-off frequency of the AC-coupling is designed to be at 10MHz. This is more than a decade below the intended operation frequency, which keeps the error in phase difference of the two paths within a few degrees of 180º. The CG-stage inherently gives a broadband input match. The real part of the input impedance of the LNA is mainly set by 1/g mCG of transistor M CG in parallel with resistor R B . When the input impedance is matched to the source impedance (g mCG ≈ 1/R S , for R B >> R S ), the noise of M CG is the dominant factor in NF. Without taking any measures its noise would set the lower limit of the Noise Figure (NF) to ~4dB. However, by applying the Noise Canceling Technique [4] , the noise of the CG-transistor can be canceled at the differential output. This Noise Canceling Technique is explained briefly in the next section.
II. CIRCUIT DESCRIPTION
Since the noise of M CG can be canceled, the noise of M CS remains. However, here the transconductance (g mCS ) can be chosen larger than 1/R S while the input match is still performed by M CG . The transconductance of M CS (g mCS ) is chosen 5 times higher than g mCG to limit its noise contribution. The resistor R B acts as a current source and is chosen 7 times higher than R S , thereby limiting its noise contribution.
III. SIMULTANEOUS NOISE CANCELING AND BALANCING
In this paper we dimension the CG-CS topology in such a way that simultaneous impedance matching, noise canceling and a balanced output signal are obtained. A balanced output requires the gains of the two paths to be equal. 
IV. MEASUREMENTS
The LNA, which has an active area of only 110µm × 80µm, has been fabricated in a baseline 65nm CMOS process and is mounted on a PCB. The in-and outputs are bonded, the supply and bias are applied using a probe, see Fig. 3 . Fig. 4 shows the measured single-ended input to differential output S-parameter gain, S ds21 . This parameter characterizes the gain of the LNA using a 50Ω single-ended input port and a 100Ω differential output port. In practical use, the LNA will usually be followed by an on-chip mixer with a voltage-type input, and matching to 50Ω at the outputs is not needed. The most meaningful gain parameter is then the (unloaded) voltage gain. To convert S ds21 into voltage gain, 6dB needs to be added to account for the voltage-halving at the matched output, and an additional 3dB to take the conversion from 50Ω input to 100Ω output into account. Thus, the voltage gain is within 15.1dB ± 0.5dB from 100MHz up to 2.5GHz. The 3dB bandwidth is 5.2GHz. Fig. 4 shows that S 11 is below -10dB up to 6.2GHz. The resonance of the input bondwire inductance (~1nH) and an external capacitor (600fF) broadens the input match with a few GHz. The common and differential output to single-ended input isolations (S sc12 and S sd12 ) are better than -30dB and -40dB respectively. An advantageous property of the Noise Canceling technique is that the power and noise matching can be obtained simultaneously [4] . The simulated NF equals the simulated NF min over a large bandwidth and only starts to deviate at higher frequencies due to the increasing impedance mismatch at the input. The increase of NF min at low frequencies is due to 1/f-noise, the increase at high frequencies is due to the drop in gain.
A. Gain, Input-match and Isolation

C. Gain and Phase Imbalance
The balun performance was characterized on 20 samples at nominal bias conditions, equal to the simulation conditions. These measurements were preformed using wafer-probing. The gain and phase imbalance measurements are shown in Fig.  6 and Fig. 7 . In the band from 300MHz to 3.5GHz the gain imbalance is smaller than ±0.3dB and the phase imbalance remains within ±2degrees. The somewhat larger spread in phase difference in the 300-800MHz range is caused by a resonance-effect in the output cables and non-optimal probe contacting. If desired, fine tuning of the balun functionality is possible, e.g. via the bias of the CS or GS stage or via the bulk of the CG transistor.
D. Linearity
Wideband standards like WiMedia-UWB and DVB-H require wideband RF-frontends with high linearity. For 2 nd order distortion, a narrowband receiver is only sensitive to the effects of an interfering modulated carrier which leaks trough the mixer, corrupting the signal at the mixer output. Next to this effect, a wideband receiver also has to deal with interferers that have sum or difference frequencies equal to the wanted signal frequency, corrupting the signal already in the LNA. Analysis of interferer scenarios for two wideband standards, WiMedia-UWB and DVB-H, show that the required IIP2 of the LNA is around +20dBm. Fig. 8 plots the 2 nd order and 3 rd order intercept points versus the frequency of one of the intermodulation tones. To determine the IIP2, one fixed 900MHz tone (e.g. GSM) is used, whereas another input tone is swept in frequency. For intermodulation frequencies below 900MHz the difference frequency is taken, for frequencies above 900MHz the sum frequency is taken as the intermodulation frequency.
The IIP3 is determined using two closely spaced tones and is around 0dBm. The increase in IIP3 with frequency can be explained by the increasing impedance mismatch at the input. The high IIP2 of more than +20dBm over the full 100M-10GHz range can be explained as follows. The nonlinear currents which the CG-transistor produces are canceled in exactly the same way as its noise is canceled. This is obvious if one observes that both effects (non-linearity and noise) can be modeled as a voltage controlled current source between source and drain of the CG-transistor. The remaining source of 2 nd order non-linearity is the CS-transistor. Transistors in deep submicron processes are known for their low and non-linear output impedance. Thanks to this, a CSstage with a resistive load reaches a maximum in gain at a certain V GS . Around this maximum the derivative of the gain to V GS is close to zero. Consequently, 2 nd order distortion will become small, as it is directly proportional to this derivative. The high IIP2 is obtained by biasing the CS-stage close to the maximum gain point. The spread of IIP2 was measured on 20 samples, while keeping the biasing fixed. The worst-case was found to be +18dBm while other samples showed an IIP2 as high as +34dBm.
VII. CONCLUSIONS Table I shows a comparison of the balun-LNA to three other wideband CMOS active baluns [1] [2] [3] , two passive baluns implemented in CMOS [5] and GaAs [6] and two wideband inductorless single-ended LNAs [4, 7] . The proposed balun-LNA is more wideband than the passive integrated baluns [5, 6] while showing smaller gain and phase imbalances. The LNA performance of the implemented circuit is competitive to non-balun LNAs [4] and [7] . The circuit is integrated in a digital baseline 65nm process using a 1.2V supply voltage. Still, at this low supply voltage, it achieves high linearity and the active area is small, as no integrated inductors are required. In contrast to [1] the balun-LNA presented in this work simultaneously achieves impedance matching, noise canceling and a well balanced output. 
